After Drawing a Schematic Graph in Xilinx ISE 14.7 as the following and trying to Check Design Rules, I got the following errors. And this

Read More